

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 05-047943
 (43)Date of publication of application : 26.02.1993

(51)Int.CI. H01L 21/90
 H01L 27/04



(21)Application number : 03-206722 (71)Applicant : SEIKO EPSON CORP
 (22)Date of filing : 19.08.1991 (72)Inventor : KOBAYASHI YUMIKA

(54) SEMICONDUCTOR INTEGRATED DEVICE

(57)Abstract:

PURPOSE: To restrain noise in a digital circuit affecting an analog circuit, by arranging a shield wire on the side surface of an analog signal line.

CONSTITUTION: An analog line 101 sensitive to noise is arranged by polysilicon 1. A high frequency digital line 103 is arranged by AL 2. A signal line 102 as a wiring layer between the signal line 101 and the signal line 103 is arranged by AL 1. The signal line 102 acts as a shield by applying an earth voltage VDD which is stable constant electric potential. Because a signal line in shield metal is not affected by external electric conditions, electric lines of force which are given to the signal line 101 by the signal line 103 are suppressed, and the noise resistance of the signal line 101 is improved. Thereby a semiconductor integrated device in which analog circuits and digital circuits mixedly exist can be realized with high precision, without increasing the chip area.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]